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Introduction
Datacenters represent centralized facilities which have large number of high performance servers along with several petabytes of storage distributed across multiple racks. These facilities form the backbone of online services and serve millions of users everyday. For example, YouTube serves up to 100 million videos a day [1] ; Facebook has 400 million active users and 3 billion photos uploaded each month [2] . These videos and images are stored and accessed from datacenters. Growing complexity and utilization of datacenters for performing computational and data accessing tasks has resulted in a significant increase in their power consumption levels. Modern datacenters roughly use 1.5% of the US electricity consumption according to recent EPA estimates [3] . With growing computing and storage capabilities, increasing connectivity, online services, advent of cloud computing, this energy footprint is slated to increase in the coming years. Energy consumption in datacenters comes from two broad sources 1) power dissipation in CPUs and the support circuitry (AC-DC converters, etc), and 2) the power dissipation in the HVAC system. Energy dissipated in electronic circuitry increases its operating temperature which inturn impacts the reliability and increases the failure rates of the devices. Therefore, manufacturers of datacenter servers and racks provide a maximum constraint on the air temperature surrounding the equipment. In order to maintain the air temperature, the HVAC system supplies cold air through vents and expends a significant amount of energy in doing so. Several approaches have been investigated that attempt to constraint the growing power demands in datacenters including load balancing, and the more recent CPU Vdd/speed control [4] [5] [6] . Other approaches that attempt to improve the efficiency of the HVAC system have also been investigated [7] . In this paper, we deal with the problem of CPU speed control in datacenters such that the overall power utilization is minimized while maintaining the performance and temperature. The current approaches for datacenter thermal management (workload scheduling, CPU speed control, etc) focus primarily on maintaining the air temperature surrounding servers to be within the manufacturer specified constraint. VLSI components such as CPUs, Memory etc have a maximum temperature constraint at silicon level as well. Constraining the air temperature certainly helps in ensuring the reliability of disks, AC-DC adapters, etc., but not of VLSI components such as CPUs. As we will show later, several CPUs might still violate the silicon level thermal constraint even though the air temperature is not very high. The primary objective of this work is to develop a unified approach for datacenter power optimization which accounts for both the silicon level temperature of the VLSI components such as CPUs and the air temperature that directly impacts the reliability of other devices such as disks. Thermal management in multi-core CPUs is an active topic of research where several models and optimization schemes have been developed for estimating and managing the chip level thermal profile. In this paper we attempt to develop a unified modeling and optimization approach for managing the overall datacenter power dissipation (by controlling the CPU speeds) while considering silicon level temperature constraint of CPUs, the traditional air temperature constraints and also the performance constraints. Our approach would result in a more reliable and lower power operation compared to traditional approaches for the same output performance.
Our algorithm follows a two step approach: first we approximate the CPU speed allocation problem as a continuous convex program which generates the frequency policy assuming it can be continuously controlled; then we discretize the frequency to discrete legal levels that the CPUs can run on. We account for both dynamic and leakage power and also model the leakage thermal interdependence. By exploiting the mathematical properties of convex programs, the convex approximation step can generate high quality solutions (which are then discretized) quickly. The convex program can have large number of unknowns since we are interested in simultaneously controlling both the chip level and air temperature while minimizing power. We describe ways of simplifying the problem without much impact on quality of solution. Experimental results show that power consumption estimated by our approximation is very close to the actual power consumption of the datacenter. Also, our method guarantees both the on-chip and air temperature to be within constraints, while simply ignoring leakage or constraining only on the air temperature will lead to overheating in about 40% to 60% CPUs. So in order to pull the on-chip CPU temperature back within acceptable levels in this case, the datacenter needs to consume about 42% more power than our method. Our optimization framework implemented in MATLAB took about 4-5 minutes to execute for a 1000 server datacenter.
The paper is organized as follows. In section 2, we introduce the overall datacenter thermal/power model. In section 3, we explain the thermal/power model of multi-core CPUs and our optimization problem formulation. We develop a convex approximation approach to assign continuous frequency values to all CPUs in section 4. In section 5, we illustrate the frequency discretization approach while section 6 discusses some extension of our problem. The experimental result is given in section 7.
Datacenter Power Management
Energy consumption in datacenters comes from two broad sources 1) power dissipation in CPUs and the support circuitry (DC converters etc.), and 2) the power dissipation in the HVAC system. Datacenters represent high performance servers packed together in hundreds of server racks. Scheduling of high performance tasks on servers results in excessive power dissipation in CPUs, memory chips, disks and also in the server support circuitry such as AC-DC converters, fans etc. All this dissipated energy results in higher operating temperature of the electronic circuitry. Higher operating temperature at silicon levels results in higher probability of error, reduced lifetime and reliability. Higher temperatures in datacenters also increases the chance of failure of other circuits such as fans, adapters etc. Therefore, manufacturers of datacenter serves and racks provide a maximum constraint on the air temperature surrounding the equipment. In order to maintain the air temperature, the HVAC system supplies cold air through vents and expends a significant amount of energy in doing so. Recent approaches try to perform task scheduling and/or CPU speed control such that a given amount of workload is completed without violating the air temperature constraint while minimizing the overall power utilized (electronic circuitry and HVAC system) [6] . Now we describe some basic equations that tie server power dissipation to the surrounding air temperature.
Datacenter racks incorporate several chassis which comprise of several server slots for housing servers (see figure 1 [6] ). Servers comprise of several multi-core CPUs, RAM, disks etc, all of which dissipate power when used. Each chassis also has support circuitry such as power adapters etc. for maintaining the servers. If all the servers on a chassis are off, then this circuitry could be shut off, else it must be turned on. This dissipates around γ units of power (≈ 820W as reported in [6] [8] ). The server has components such as memory, disks etc which dissipate α ≈ 60W − 120W of power [6] [8] . The CPUs in servers also dissipate power to the tune of 50-100W depending on their speed. The overall power dissipation in chassis n is given by equation 1 [6] .
Xn = 1, if at least 1 server on chassis n is on 0, otherwise
Here Yn is the number of servers which are turned on in chassis n. Also, Pn,s is the power dissipated in the multi-core CPU of the s-th server in the n-th chassis. Our model can trivially be extended to the case where servers have several multi-core CPUs. For the sake of simplicity in exposition we assume that the server has one multi-core CPU. The power consumed in severs and chassis is a strong function of the task scheduling and the CPU speed states. The basic datacenter organization is such that cool air coming from 
where Kn is a known constant based on the specific heat of air, rate of air flow etc. The input air temperature T n in is a function of the cool air temperature Tsup supplied by the HVAC vents. The close proximity of racks also results in intermixing of the hot air coming out of different chassis (see figure 2 ). This re-circulation causes the cool air into a chassis to intermix with the hot air from other chassis. The resulting input air temperature into a chassis n is given by equation 4. 
Here, T m out is the hot air coming from the m-th chassis and amn is the re-circulation factor or cross-interference coefficient between chassis m and n. These parameters depend on the design of the datacenter racks, rack placement, vent configuration etc and could be learnt using existing methodologies presented in [9] . Excessive power dissipation in chassis and also cross circulation of hot air results in an increase in datacenter air temperature, which needs to be maintained within manufacturer specified constraints. Therefore the HVAC system needs to reduce the supply air temperature Tsup thereby leading to increases energy consumption. The HVAC power is given by:
Where COP is the coefficient of performance and
Pn is the total power consumed by all the N chassis. COP is given by COP = 0.0068T 2 sup + 0.0008Tsup + 0.458 [7] . The total power used by the datacenter is given by:
Existing approaches try to minimize this overall power such that T n out ≤ Tcons, ∀chasis n while maintaining acceptable performance levels. This can be achieved using a combination of task scheduling, CPU speed and Tsup control [6] .
Datacenter Power Management:
From Micro-scale to Mega-scale
In this paper, we deal with the problem of CPU speed control in datacenters such that the overall power utilization is minimized while maintaining the performance and temperature. We do not consider the problem of workload scheduling. A similar approach was investigated in [6] . The current approaches for datacenter thermal management (workload scheduling, CPU speed control etc) focus primarily on maintaining the air temperature surrounding chassis to be within the manufacturer specified constraint. VLSI components such as CPUs, Memory etc have a maximum temperature constraint at silicon level as well. Usually CPUs etc should not be heated beyond a certain temperature at silicon level for maintaining reliable operation [11] . Constraining the air temperature certainly helps in ensuring the reliability of disks, AC-DC adapters, etc., but not of VLSI components such as CPUs. Figure  3 illustrates the silicon level temperature of different server CPUs in a datacenter. This data was obtained by using the approach in [6] to assign CPU speed/Vdd such that overall power utilization is minimized while the air temperature is constrained to be ≤ 35℃. The total datacenter performance was also constrained to be higher than a certain value. The figure highlights the fact that constraining the air temperature does not necessarily ensure the CPU silicon temperature to be less than the manufacturer specified constraint. This would result in loss of reliability and higher device failure rates. This could certainly be fixed by reducing the supplied air temperature Tsup from the HVAC system. But this would be accompanied by an decrease in COP thereby resulting in an increase in the overall power dissipation. The primary objective of this work is to develop a unified approach for datacenter power optimization which accounts for both the silicon level temperature of the VLSI components such as CPUs and the air temperature that directly impacts the reliability of other devices such as disks. Thermal management in multi-core CPUs is an active topic of research where several models and optimization schemes have been developed for estimating and managing the chip level thermal profile. In this paper we attempt to develop a unified modeling and optimization approach for managing the overall datacenter power dissipation while considering silicon level temperature constraint for CPUs, the traditional air temperature constraints and also the performance constraints. Our approach would result in a more reliable and lower power operation compared to traditional approaches for the same output performance. There are several challenges that we need to address in this regard.
1. Different time-scales: A unified approach needs to address the fact that on-chip silicon temperature roughly takes milliseconds to change while datacenter air temperature can take several minutes to change. A combined approach must address this lack of synchrony in the two events.
2. Impact of CPU leakage: Leakage power shows a strong thermal dependence. Increase in air temperature around CPUs will also indirectly increase the silicon temperature resulting in higher leakage. This would increase the overall power dissipation and impact both the silicon temperature and also the air temperature.
3. Complex optimization problem: CPUs demonstrate significant variation in temperature across the die. Constraining the maximum silicon temperature and also the air temperature would force us to formulate and solve a highly complex optimization problem with millions of unknown variables and therefore may not be a feasible option.
CPU Power-Thermal Model
Many researchers have developed thermal models that capture the on-chip temperature dynamics using a distributed RC circuit (see figure 4 (a)) [11] . The individual current sources represent the power dissipated in those areas and the voltage at the nodes represent temperature. This power is a function of the CPU operating frequency and also silicon temperature (due to leakage thermal interdependence). In this paper we assume that each core in a particular CPU runs at the same frequency although our methods are trivially extendable to the case where each CPU core has independent frequency as well. The thermal dynamics of the system shown in figure 4 is as follows:
Here Tin is the temperature of the air surrounding the CPU. This is the same with the input air temperature that the chassis intakes (see figure 4(b) ). Here Ti is the temperature of the i-th node in the thermal model, and Tp is the package temperature. N EI(i) refers to all the neighbor nodes of i-th node. Since the time scales of temperature change in CPUs and surrounding air is significantly different, we ignore the transient behavior and focus primarily on the steady state silicon temperature (see figure 4(c) ). In the steady state, the silicon temperature Ti at all nodes i is given by (assuming Tin is a constant):
By eliminating the variable Tp, we can represent the silicon temperature at all i (which represent different locations on chip) as follows:
Here the parameters wii, wi, wij can be derived from equations 8. Power dissipated at location i (Pi) depends on the average switching activity at location i which is a function of the operating frequency f . Leakage power which has strong thermal dependence is also a component of Pi.
Here bi, ci are device dependent constants which control the leakage thermal interdependence [12] , βi is the amount of capacitance that we switch at location i and di is a constant that depends on other circuit parameters. This model captures the steady state temperature profile of CPUs at silicon level as a function of the power dissipation profile and also the ambient air temperature Tin. As indicated in equation 4, the temperature around the CPU Tin would be a function of both Tsup and Tout of other chassis.
Optimization Formulation
In this paper, we develop formulations that synthesize the optimal frequency policy for all CPUs in the servers such that the overall power utilization is minimized and 1) the silicon temperature at all CPUs is less than a constraint Tmax 2) the air temperature T n out at all chassis n is less than T chasis max and 3) the total frequency of all CPUs is greater than a specified constraint. For the sake of exposition, we will assume that the HVAC supplied temperature
Our objective is to minimize the total power dissipated in the datacenter.
Since Tsup is assumed to be known, COP is a known constant (see discussion in section 2).
Constraints:
We assume that all CPUs can be in discrete frequency state belonging to the set 0, f1, f2.....fK . The problem constraints can be written as follows. 
Pn,s,i, ∀n
There are a total of M servers per chassis and a total of N chassis in the datacenter. Here fn,s is the frequency of the s-th server CPU on the n-th chassis. Tn,s,i is the temperature of the i-th on-chip node (see figure 4(c)) on the s-th server CPU of the n-th chassis. Pn,s,i is the power (leakage and dynamic) of the i-th onchip node of the s-th server CPU of the n-th chassis. T n in and T n out are the intake and exhaust air temperatures for the n-th chassis. The first constraint ensures that the total frequency delivered by the datacenter is at least greater than F . The second constraint guarantees the on-chip silicon CPU temperature to be ≤ Tmax. As illustrated in equations 9 and 10 the third and fourth constraints establish the interdependence between temperature and power of the i-th on chip location of the s-th server CPU on the n-th chassis. Similar to equation 1, the fifth constraint specified the total power dissipated in the n-th chassis. In this constraint, Xn represents the power consumption overhead of chassis n when at least one server of this chassis is on, while Yn is the number of chassis that is turned on in chassis n (see section 2). The sixth constraint is similar to equation 3 and establishes the relationship between the intake air temperature and the exhaust output air temperature for the n-th chassis. Here we have assumed that the ambient temperature inside the n-th chassis for all the server CPUs is T n in . The seventh constraint establishes the relationship between the input air temperature and the out air temperature of all the chassis and Tsup (see equation 4 for details). The eighth constraint limits the output air temperature at all chassis to be within T chasis max . This formulation is highly nonlinear and the integer constraints significantly increase the complexity. Now we present a two step algorithmic approach for finding the best frequency policy. First we relax the integer constraint imposed on the CPU frequency to find a reasonable continuous frequency policy. This is followed by a discretization step that legalizes the frequency policy.
Continuous Convex Approximation
The problem formulation in equations 11 and 12 is highly complex and cannot be solved optimally in polynomial time. Even if the the frequencies could be controlled continuously in the range 0 ≤ f ≤ fmax, the non-linear leakage-thermal interdependence leads to a set of nonlinear constraints. We shall exploit this convexity property later.
Accounting for Xn and Yn:
Even if we approximate the frequency to be a continuous variable, parameters Xn and Yn must be discrete. As discussed earlier Xn = 1 if even one server on chassis n is turned on (see equation 1,2). Also Yn is the total number of servers that are turned on, regardless of the frequency. Let us define a new parameter Yn,s where Yn,s = 1 indicates that the s-th server on the n-th chassis is turned on (that is, Yn,s = 1 if fn,s or ηn,s > 0) and 0 otherwise. The following is the relationship between Yn,s and Xn, Yn:
Yn,s Xn = max 
Overall Continuous Convex Formulation
The overall formulation that approximates the original problem is as follows. Firstly, we make the observation that the total power dissipated (1 + equation 3) . Hence the objective becomes.
The new set of constraints obtained by transforming fn,s to ηn,s and incorporating the approximations for Xn and Yn are as follows: [13] . Quasiconvex constraints can be treated just as convex constraints for all practical purposes [13] . Now consider constraints 3 and 4 in equation 20. Instead of representing them as = 0, we represent them as follows. 
−(
N n=1 M s=1 e log(fmax+1)ηn,s ) ≤ −(F + M N )(21)
bn,s,iT
Using theorem 1 and 2, we can easily see that these represent a set of convex constraints.
Hence we can represent the approximate optimization problem highlighted in equations 19 and 20 as a convex optimization problem. This is because, the modifications in constraints 1, 3 and 4 result in convex constraints. All the other constraints are linear and the objective is linear as well. Hence it could be solved optimally in polynomial time. One might argue that the optimal solution of such a formulation might be problematic due to the inequalities in equation 22. These equations establish the interdependence between CPU silicon temperature, frequency and the input air temperature. Therefore they must really be represented as equalities to 0 rather than inequalities. The following theorem fixes this problem. Theorem 3: In the optimal solution of the convex formulation described above, the inequalities of equation 22 become equalities to 0. Proof: Omitted for brevity.
This completes our continuous formulation that assigns the frequencies such that performance and thermal constraints are satisfied and overall power is minimized.
Computational Complexity
Even though, convex optimization problems can be optimally solved in polynomial time, the scale of the problem in our case is very large. A typical datacenter can have hundreds of racks comprising of thousands of servers. Accounting for CPU silicon level temperature constraint would significantly increase the unknown variables and therefore could make solving the convex optimization formulation practically in-feasible. In this context there are several simplifications we can do to reduce the size of the optimization problem. The thermal inter-coupling between racks would only exist, in general, between neighboring racks. Hence the constraints that represent the interdependence between Tin and Tout of racks could be made more sparse thereby leading to simplification of the optimization process.
Also, the quality of solution and runtime is the function of how complex the on-chip thermal model is. In many cases we might be interested in simply constraining the package temperature of CPUs rather than the temperature at all internal regions of interest on silicon. This would simplify the CPU thermal model to a simple RC circuit. This would add only a few extra unknown variables over the formulation in [6] which could be handled easily by the convex optimization tool. In many cases we must constrain the silicon temperature at different points of interest on chip as well. In such scenarios we could have a simpler RC thermal model rather than the complex model in [11] . For example, consider the thermal model in figure 4(c) . Here each node represents an on-chip CPU core in a multi-core chip. A homogeneous multi-core design would imply the individual RC parameters for each core to be the same. Hence the on-chip temperature of each node i (on-chip core) could be assumed to be the same as well. Therefore for each CPU we have only one temperature variable. This would significantly reduce the overall complexity. Note that similar RC thermal models for multi-cores were presented by [14] . Assuming homogeneous CPUs in all servers further reduces the overall problem complexity.
These techniques help in solving the complex optimization problem that combines the chip level and datacenter level abstraction in a unified framework quickly and efficiently. Although such approximations would result in reduction in accuracy, the level of granularity in controlling the on-chip temperature does not need to be very high since we are considering the problem at the level of datacenters. We implemented many of these techniques for improving the runtime. But, in this paper we do not investigate the full scope of applying these techniques for runtime improvement.
Frequency Discretization
In general, most CPUs are constrained to operate on a pre-decided set of discrete frequencies. Hence, the frequency should be selected from some pre-defined set of discrete levels. So we wish to discretize the continuous frequency into discrete levels. The discretization is basically approximating the frequency to the lowest discrete level that is greater than the original continuous value. This approximation ensures the performance, so that the total frequency delivered by the datacenter is ensured to be greater than the system requirement. However, this discretization may result in violation of the maximum on-chip silicon CPU temperature or the chassis output air temperature constraint. If this occurs, we reduce the Tsup to pull the CPU and air temperature back within the constraints at the expense of increasing HVAC power consumption.
Extensions
Several extensions on our basic formulation presented above are possible. Firstly, combining the task scheduling and CPU speed control techniques would improve the quality of solution. Development of such a combined optimization technique is out of scope of this work. Also, our optimization problem can be easily extended to other specifications. The formulation in [6] performs CPU speed assignment such they follow a specific service level agreement. Specifically, the following constraints are imposed on the total CPU frequencies.
where g x n,s = 1, if s-th server on n-th chassis runs on frequency f ≥ fx 0, otherwise (24) Basically, the frequencies need to be assigned such that at least Qx CPUs should have frequency greater than or equal to a frequency level fx. For example one might want 60% of the CPUs to run at fmax and 30% at fmax/2. This integer performance constraint g x n,s can be approximated by continuous convex constraint using a method similar to approximating Xn and Yn (as described in section 4). We do not describe further details of such techniques for the sake of brevity.
Experimental Results
In the experiment, we use a small scale datacenter similar as in [6] [8] . The datacenter has two rows, each row consists of 5 racks. Each rack consists of 5 chassis and each chassis contains 20 servers. Each server on the chassis is a dual-core processor. Therefore, there are totally 1000 dual-core server CPUs in the datacenter. We assume the two cores on each CPU are homogenous, so they have the same temperature profile. The chassis power overhead γ is 820W and the non-core power overhead of server α is 60W [6] . The discrete frequency set is {0, 2GHz, 3GHz, 4GHz, 5GHz}.
Comparison of our method with purely air temperature constraint
We firstly compare our method with the method that only imposes constraint on the output air temperature [6] (we call it 'off-chip' method). In our experiment, the supply temperature Tsup = 10℃, and the chassis output air temperature constraint T chassis max = 35℃. The total frequency constraint is F = 5 × 10
12 Hz (note we have 1000 CPU servers and 2000 CPU cores, so this is equivalent to an average frequency constraint of 2.5GHz). Figure 6(a) shows the on-chip temperature distribution on all the server CPU cores in the datacenter (T real ) achieved by this method. Since we assume each CPU is a homogenous dual-core processor, the temperature on the two cores of each CPU are the same and therefore, we just plot the temperature of one core for each dual-core processor. Assuming the maximum on-chip silicon temperature constraint is Tmax = 80℃, as we can see, the on-chip silicon temperature of more than 40% of the CPUs violates the maximum temperature constraint. Some cores even heats up to about 130℃. Figure 6 : (a)On-chip temperature profile achieved by constraining only on output air temperature, (b)Temperature profile achieved by our method However, as we can see from figure 6(b), using our method, the on-chip silicon temperature Tn,s,i will stay within the temperature constraint, since we impose constraints on both the on-chip silicon temperature and the air temperature.
On the other hand, in off-chip method, one can also try to pull the on-chip temperature below maximum temperature constraint by reducing the HVAC supply temperature Tsup. However, this will result in increase of HVAC power consumption and therefore, increase the total power consumption of the datacenter. Table 1 compares the power consumption achieved by our method and offchip method when setting Tsup = 10℃in the optimization. P old is the total power consumption achieved without trying to fixing the on-chip temperature, while Pnew is the total power consumption achieved after fixing the on-chip temperature by reducing Tsup. As we can see, since our method does not lead to on-chip temperature constraint violation, we don't need to reduce Tsup. However, for the off-chip method, Tsup is reduced to pull the on-chip temperature down and results in about 42% power consumption increase. settings with section 7.1. When the total frequency constraint is F = 5 × 10
12 Hz, we calculate the optimal frequency scheme using the method ignoring leakage power, and then estimate the actual on-chip silicon temperature profile considering leakage. The resulting temperature profile is shown in figure 7 . As we can see, the frequency assignment achieved by no-leak method will result in violation of maximum temperature constraint in about 60% of the CPUs. The on-chip temperature of some cores will reach as high as 105℃. Compared with off-chip method, although more CPU cores violate the on-chip temperature constraints, the degree of violation is smaller. We then test the performance of our approximation by comparing the power consumption estimated by our method with the real power consumption where we use the actual formula for Xn and Yn . We calculate the optimal frequency assignment for the datacenter that minimizes the total datacenter power consumption by our method, and then compare the power consumption approximated by our method with the real power consumption of the datacenter under this frequency assignment. Figure 8 (a) shows the power consumption approximated by our method and the actual power consumption for different total frequency constraints. In this figure, Papprox is the datacenter power consumption approximated by our method, P real is the actual power consumption under this frequency scheme. As we can see from this figure, the approximated power consumption is very close to the real power consumption, and only underestimates the total power consumption by 4% on average. Also, when the system performance constraint (total frequency constraint) increases, the approximation works better and when the total frequency is about 5.6 × 10 12 Hz (that is, the average frequency of each CPU is 2.8GHz), our approximation is only 0.5% lower. In the discretization, we round the frequency up to the nearest discrete frequency value greater than the continuous value in order to guarantee the performance. Figure 8(b) shows the power consumption after frequency discretization compared to the power consumption of continuous frequency scheme for different total frequency constraints. The power consumption is about 12% more after discretization on average. Our optimization framework implemented in MATLAB took about 4.8 minutes to execute for a 1000 dual-core server datacenter and 21.6 minutes for a 2000 dual-core server datacenter.
Conclusion
In this paper, we develop a unified approach for datacenter power optimization which accounts for the silicon level temperature of the VLSI components, the air temperature, the performance delivered, and also the leakage thermal interdependence. We use a two step approach to solve the problem by: 1) optimally solving a convex approximation that assigns continuous frequency values to all CPUs and 2) discretizing the assigned frequencies. By exploiting the mathematical properties of convex programs, the convex approximation step generates high quality solutions quickly.
